Abstract-A 9-bit 50MS/s dual-residue pipelined ADC is modeled and analyzed. The first stage is a modified pipelined ADC stage, while the other stages use an interpolator to resolve the signal; the focus is on designing these stages. A new successive approximation based interpolator (SAI) is proposed. This interpolator is insensitive to parasitic capacitances, and makes it possible to utilize open loop residue amplifiers. The dual-residue architecture is insensitive to the gain of the residue amplifiers, and only a matching between two amplifiers is necessary. Limiting parameters of the ADC are the offset in the residue amplifiers, as well as gain mismatch between the amplifiers. The ADC with the SAI got an ENOB of 8.99-bit when simulated without offset and gain mismatch. The maximum allowed offset voltage of the residue amplifier is
I. INTRODUCTION
The increasing demand for low power analog to digital converters pushes the existing topologies to the limits. With the new deep-submicron technologies the supply voltage and intrinsic gain of a transistor decrease. Pipelined converters are a good choice in order to decrease the power consumption and total area for high-speed, low power ADCs. The traditional approach for pipelined converters uses a high gain OTA with feedback to generate an accurate amplification between the stages. These amplifiers have high power consumption, and become increasingly harder to design as the intrinsic gain decreases with newer technologies. In [1] another approach for solving this problem was introduced. By adding another residue voltage the necessity of an accurate gain is reduced to a demand of matching the gain of two amplifiers, which is an easier goal to reach.
Instead of the subtraction performed in conventional pipelined ADCs, a dual-residue ADC uses interpolation to zoom in on the input signal. In [2] this interpolation was achieved by using capacitors and a high gain OTA. We propose to use a successive approximation interpolator (SAI) to remove the effect of parasitic capacitances and open for the usage of a more power efficient amplifier.
II. DUAL-RESIDUE
By introducing an extra residue voltage to the conventional pipelined ADC, a few of the dominant error sources can be completely removed, most importantly the necessity for an accurate gain [1] . This is achieved by changing the representation of the signal from an exact voltage, to the position of the zero-crossing between a positive and negative voltage. The conversion between these representations is illustrated in Figure 1b , this is the dual-residue representation which is the output of the first stage. This representation is dimensionless and independent of any reference voltage and therefore only the first stage in a dual-residue ADC will use reference voltages. In the ADC the first stage will resolve the first bit as well as perform the transformation, hence this stage will differ from all the following stages, which will use interpolation to zoom in on the zero-crossing [2] . 
A. Converter stage
The converter stage will be the first stage in the ADC and is shown in Figure 2 . This stage will transform the input signal to the dual-residue representation, as well as resolve the first bit. This stage is quite similar to a conventional pipeline stage, but with a few important modifications. An extra output amplifier and subtracter are added as well as an extra output voltage from the DAC. This is used to generate the second residue voltage. The possible residue voltages for both outputs are shown mathematically in Table I . The reference level of the comparator is assumed to be V ref 2 . If the input voltage is above the comparator level, as is the case in Figure 1a , the output code of the comparator is 1. An amplifier is used at the output to charge the sampling capacitors in the next stage. Even though no exact amplification is needed, a gain of 2 would keep the difference in the two output voltages constant between the stages and is the recommended value. 
B. Dual-residue stage
All other stages in the ADC will be dual-residue stages. The basic topology is shown in Figure 3 . It differs from the conversion stage by using an interpolator instead of the DAC and subtraction circuitry. Also the input voltages should be a dual-residue representation. The interpolator is used to zoom in on the zero-crossing to generate the output voltages, as well as generate the input voltage for the comparator. The input voltage for the comparator should be the mean value of the two input voltages, and is compared to zero to check if the zero-crossing is higher or lower than the mean value.
The output voltages of the stage are selected from the comparator result as shown in Table II . In Figure 1 the zooming operation is shown. The illustration is made without amplification of the output to illustrate the operation better. In Figure 1b the middle point of the input voltages is shown as a black line. Since this point is negative the zero-crossing has to be in the upper half of the signal, hence the interpolator will zoom in on this half. The output voltages will be the high input voltage and the middle point, as shown in Figure 1c . The same argument is valid if the middle point is positive as is the case in 1c, where the output voltages will be the low input voltage and the middle point. By using a 1.5-bit per stage architecture instead of 1-bit it is possible to take advantage of the added redundancy for digital error correction [2] . In order to resolve the extra bit an extra comparator is added to each stage. When this is done the output voltages and comparator voltages of each stage are changed, such that the output voltages overlap. The input voltages for the comparators should be placed in the middle of this overlap area to remove small offset errors. In Table III  and Table IV the output voltages and comparator voltages for the converter and dual-residue stage are shown. 
III. DESIGN
Since the converter stage basically is a conventional pipeline stage with an extra output, the main focus was on designing the dual-residue stage. Therefore only a high level model was created for the converter stage. Care should be taken when the converter stage ultimately is designed, as it is the stage which is expected to contribute most to both accuracy and power consumption. The dual-residue stage consists of an interpolator and residue amplifiers. The basic topology is shown in Figure 3 , an extra comparator is added for 1.5-bit stages. Differential signals are left out. The comparator is a normal single ended comparator and uses the differential voltage to check if the input is positive or negative and does not need any external reference.
A. Interpolator
The interpolator needs to generate the voltages from Table IV. In [2] this is done using capacitors combined with a folded cascode OTA. By using a high gain OTA the effects of the parasitic capacitances is removed, but at the cost of higher power consumption. We propose to use a successive approximation based interpolator (SAI) as shown in Figure 4 . Switching to this interpolator removes the necessity for a high gain OTA, and opens for the usage of a more power efficient amplifier. The SAI is a differential charge redistribution array where the positive and negative halves are symmetrical, therefore only the positive half is explained. The output voltage is generated by connecting the output node to common mode while the capacitors are connected to either V h+ or V l+ , depending on the desired output voltage. In the next phase the output node is disconnected from common mode and all the capacitors are switched to common mode. Since there are two residue voltages in the ADC, two SAIs are used in parallel with different number of capacitors connected to each input voltage. First the comparator voltage is generated before this is used to generate the output voltage. As when used in a SAR ADC the charge redistribution array is insensitive to parasitic capacitances, but they will reduce the overall gain of the stage [3] . The SAIs are also used as the sample and hold of the stage and the clock is stopped to hold the output while the next stage is sampling.
IV. ERROR ANALYSIS

A. Amplifier offset
Because the dual-residue ADC does not require an accurate gain, the offset voltages in the amplifiers becomes one of the dominant error sources [2] . The error in the zero crossing caused by an offset in the amplifiers can be written as (1) [3] .
If both offset voltages are identical there will be a constant offset in the zero-crossing of
. However if the offset is differential there will be a signal dependent error. The error will be between ±
. Since V i,l − V i,h is the total distance between the two input voltages, offset voltages for the amplifiers should be lower than
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B. Gain mismatch
The second most important error source is due to gain mismatch between the two amplifiers [2] . It can be shown that (2) is the equation for the error in the zero-crossing caused by a gain mismatch, where a 1 − a 2 is the mismatch between the two amplifiers [3] . The error in the zero-crossing is signal dependent with a maximum error of LSB 2 when V i,h = −V i,l . This indicates that the amplifiers should be matched to a gain within N − 1 bits.
V. RESULTS AND DISCUSSION
A. Accuracy Table V shows a summary of the results simulated with different parameters and amplifier models. The simulations were run with an ideal converter stage, followed by 8 identical dual-residue stages. The blocks used in the dual-residue stages consists both of Verilog-A models and transistor level models. All simulations used the SAI with an unit capacitance of 20f F as the interpolator. The results are calculated from 2048 samples using Matlab. The sampling frequency was 49.152M Hz, and the input frequency was 4.008M Hz with an input swing of ±200mV. The offset and mismatch errors were applied to all 9 stages, including the converter stage. The first simulation was run with no offset or gain mismatch, using an ideal amplifier model with a gain of 2. The resulting ENOB is 8.99-bit, and proves that the overall topology of a dual-residue pipelined ADC with a SAI works. The simulation with a gain mismatch of 1 256 shows an ENOB of 8.85-bit. This is the calculated maximum gain mismatch for a 9-bit ADC and 8.85-bit is an expected result. When the gain mismatch was increased to 1 512 the ENOB was reduced to 8.13-bit. This is a bit higher than expected from the equations in Section IV. Taking into account that the error is signal dependent, and will be at its maximum at just a single point, the average error during a dynamic test is expected to be lower than the maximum. If a static test is performed this error should show up as a linearity error.
When an input offset of ± 1 1024 of the full scale range is added to the amplifier the ENOB was 8.61-bit, and correlates with the equations in Section IV. By increasing the offset error to ± 1 512 the ENOB drops to 8.13-bit. Once again this is a bit higher than expected, but since the offsets are differential for the two amplifiers, the error is signal dependent and the average error is lower than the maximum. Also here it's likely to show up as a linearity error in a static test.
B. Amplifier choice
The circuit was simulated with models of different types of amplifiers. A pseudo differential CBSC amplifier was designed and simulated with ideal switches and comparators, the current source used delivered 70uA. From Table V the effective number of bits was 8.9. Keeping in mind that most of the components in the simulation were ideal, this is an expected result, and proves that a CBSC amplifier is possible to use as the residue amplifier. The power estimate for the CBSC circuit is 140µW per stage; however, this only includes the charging and discharging of the capacitors, while the main contribution to the current consumption in addition to the capacitors are the comparators. The capacitance in each stage is higher than required, and it should be possible to decrease the power consumption further. In [4] a comparator with similar specs to the one needed is reported to use 222µW, and with two for each pseudo differential CBSC pair, in total 4 in each stage, the power consumption will be dominated by the comparators. The estimated power consumption of the CBSC would be 500uW. A possible approach to reduce the power consumption is by exchanging the CBSC with a zero-crossing based switched capacitor circuit (ZCBC) [5] . A ZCBC amplifier will be faster than a CBSC, and will not consume any static power; hence it is likely to reduce the power consumption for the amplifiers.
Another possible amplifier choice is an open loop amplifier. A dynamic source follower was proposed in [6] , and used in a 9.4bit 50MS/s ADC. The total power consumption from the amplifiers was 0.49mW for all 14 stages. This amplifier depends on the internal capacitances in MOS devices combined with an external capacitor to set the gain, hence the gain is inaccurate, and calibration had to be used to compensate. In a dual-residue ADC it should be possible to match two devices, and thereby remove the need for calibration. Another advantage is that this amplifier does not depend on high intrinsic gain and is well suited for technology down scaling. The low power consumption of this amplifier makes it an interesting option for implementation.
To get a quantitative foundation for comparing the power consumption, an estimate is calculated for the different amplifiers. The estimate only accounts for the current needed to charge the output capacitances and the power consumed by the comparators. The converter stage is left out from the estimation and only the 8 dual-residue stages are accounted for, but the results should still be valuable to chose amplifiers to be used in the converter stage. Since the last stage does not need an output voltage the power for the amplifiers are multiplied by 7. In [6] the comparators used for 14 stages consumed less than 950µW, or 68µW for each comparator and this is used as the estimated power consumption.
The ADC with CBSC amplifiers is calculated to consume 5.2mW, where the main part is consumed by the comparators in the amplifiers. By using a ZCBC amplifier instead the estimated power consumption is 2.1mW, a significant improvement. It's important to keep in mind that this is only an estimate under the assumption that no significant power is consumed by the amplifier itself.
VI. CONCLUSION
A 9-bit 50M S/s dual-residue pipelined ADC using a SAI is presented and analyzed. When simulated with idealized components the ADC had an ENOB of 8.99-bit and the topology is proven to work. The need for an accurate gain was removed and the maximum non-idealities for the different blocks were found and verified by simulations. The maximum allowed offset voltage of the residue amplifier is V lsb 2 , and with this offset voltage for all the amplifiers in the ADC, the ENOB dropped to 8.61-bit. The maximum allowable mismatch between the two residue amplifiers is 1 256 , with this mismatch the ENOB is 8.85-bit. Both these demands should be possible to reach without the use of calibration.
